Improved Method for Validating New Product Design Manufacturing Test Program Using Existing Hardware

IP.com Prior Art Database Disclosure
IP.com Disclosure Number: IPCOM000217074D
Publication Date: 30-Apr-2012
More Like This Download

Publishing Venue

The IP.com Prior Art Database

Abstract

Implementation of an improved method for validating manufacturing part number program by using a programmable component such as an FPGA. The method of modification may include scan chain manipulation of stimulus and response to match the previous design point with the new design and test suite. Examples of this modification are scan chain changes including length and bit-wise inversions. This method would allow for detection of part number program issues including, but not limited to, partial good disposition, part frequency sort, ECID verification, thermal and mechanical issues, pin/tester channel assignment.

Language

English (United States)

Document File

3 pages / 97.1 KB

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 54% of the total text.

Page 01 of 3

Improved Method for Validating New Product Design Manufacturing Test Program Using Existing Hardware

As design changes make existing test programs obsolete, the manufacturing test suite of test program require refresh. To prove that these new suite of test programs work (for new design) using existing hardware is not currently possible in the general case. For example, the shift register, or scan chains, typically contain differences from one major design revision to another, in addition to the logical design changes. Current solutions limit validation of test to only those facets of the new design that are compatible with the existing hardware version.

The core idea is to allow fully validating all aspects of the new test program against the existing hardware (chip device, interfacing, ATE, and test disposition and related software). This is achieved by modification of stimulus and response at the interface between the existing device under test and the ATE. Providing correct, predicted response real time to the new test program from the existing old hardware is necessary to fully validate the suite, which existing art has not yet addressed The obvious advantage is that all of the electromechanical and related test software will be validated prior to the arrival of the new hardware.

All aspects of the new test program are validated against existing hardware through the modification of stimulus and response at the interface between the existing device under test...

First page image
You are not signed in. If you have an IP.com account, your download price may be lower or waived. Click here if you want to sign-in now.
Loading PayPal...
The full document comprises 3 pages and is available as a PDF document as well as a ZIP archive. The cost is $40.00 USD (depending on your billing address, sales tax may apply); payment may be made directly using your credit card or your PayPal account.

If you've already purchased this document, and wish to download it now you may enter the download access code you received in your original email receipt.