Intel

Preparing your result...
Loading...
Press Esc to dismiss this message
Showing 601-700 of 24186 results
<< < Page: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 > >>
No Document Title Date
601
US 8000506 B2
patent document
Fingerprint detecting wireless device
A wireless device, such as a remote control unit, may include an internal fingerprint identification unit. The fingerprint identification unit may be arranged to capture the user's fingerprint when the user's...
16-Aug-2011
602
US 8000674 B2
patent document
Canceling self-jammer and interfering signals in an RFID system
Briefly, in accordance with one or more embodiments, a method and device capable of canceling self-jammer and one or more other interfering signals in an radio frequency identification system or the like is...
16-Aug-2011
603
US 8001282 B2
patent document
Virtualization aware hard drive
A system and method for a virtualization aware hard drive. A method may include issuing a context command and an input/output (I/O) command by a virtual machine to either a hardware controller or a virtual...
16-Aug-2011
604
US 8001444 B2
patent document
ECC functional block placement in a multi-channel mass storage device
A multiple channel storage device may include a host controller to receive input data from a host device and a buffer memory to store the input data and associated error correcting data prior to downstream...
16-Aug-2011
605
US 7996989 B2
patent document
Heat dissipating device with preselected designed interface for thermal interface materials
Embodiments of the invention includes a heat dissipating device. The heat dissipating device includes a main body having a surface, wherein the surface is plated or coated with at least two different metals to...
16-Aug-2011
606
US 7999042 B2
patent document
Low coefficient of thermal expansion (CTE) thermosetting resins for integrated circuit applications
An embodiment of the present invention is a technique to form a resin. A mixture is formed by a curing agent dissolved in the epoxy resin. The epoxy resin contains a first rigid rod mesogen. The curing agent...
16-Aug-2011
607
US 7999688 B2
patent document
Embedded assessment of refuse for activity monitoring
Embodiments of the present invention provide devices and methods for monitoring the waste output of one or more individuals. Embodiments provide a waste receptacle equipped with one or more cameras capable of...
16-Aug-2011
608
US 8001308 B2
patent document
Method and system for handling a management interrupt event in a multi-processor computing device
A method and system for handling a management interrupt, such as a system management interrupt (SMI) and/or a platform management interrupt (PMI), includes sequestering two or more processor cores from a...
16-Aug-2011
609
US 8001421 B2
patent document
Compiler technique for efficient register checkpointing to support transaction roll-back
A method and apparatus for efficient register checkpointing is herein described. A transaction is detected in program code. A recovery block is inserted in the program code to perform recovery operations in...
16-Aug-2011
610
US 7999351 B2
patent document
Phase memorization for low leakage dielectric films
Embodiments of a phase-stable amorphous high-κ dielectric layer in a device and methods for forming the phase-stable amorphous high-κ dielectric layer in a device are generally described herein. Other...
16-Aug-2011
611
US 7999586 B2
patent document
Digital phase locked loop with closed loop linearization technique
Apparatuses, systems, and a method for providing a digital phase-locked loop (PLL) are described. In one embodiment, an apparatus includes an integration-mode phase frequency detector (PFD) that compares a...
16-Aug-2011
612
US 8000672 B2
patent document
Rail-to-rail data receiver for high-speed communication
In one embodiment, the present invention includes a receiver having two complementary input sense amplifiers to receive, amplify and latch a differential signal and to output complementary stage differential...
16-Aug-2011
613
US 8001364 B2
patent document
Dynamically migrating channels
In one embodiment, the present invention includes a method of determining a relative priority between a first agent and a second agent, and assigning the first agent to a first channel and the second agent to a...
16-Aug-2011
614
US 7999298 B2
patent document
Embedded memory cell and method of manufacturing same
An embedded memory cell includes a semiconducting substrate (110), a transistor (120) having a source/drain region (121) at least partially embedded in the semiconducting substrate, and a capacitor (130) at...
16-Aug-2011
615
US 7999988 B2
patent document
Optical modulator using a dual output laser embedded in a mach zehnder interferometer
A laser is placed inside the Mach-Zehnder interferometer and the output from opposite ends of the laser are fed directly into the opposite arms of the Mach-Zehnder interferometer. If the output from opposite...
16-Aug-2011
616
US 8000216 B2
patent document
Double-electrode cantilever actuation for seek-scan-probe data access
A seek-scan-probe memory device, utilizing a media electrode to allow active cantilevers to contact the storage media, and a pull electrode to pull up cantilevers away from the storage media when in an inactive...
16-Aug-2011
617
US 8001385 B2
patent document
Method and apparatus for flash updates with secure flash
Firmware updates are performed in a digital device that includes a secure flash that secures each block of stored data with a digital signature. In at least one embodiment, the update package that is received...
16-Aug-2011
618
US 8001569 B2
patent document
Identifying ancillary information associated with an audio/video program
A system communicates video information including television content associated with a plurality of channels and ancillary information. Information may be transmitted with the ancillary information that is...
16-Aug-2011
619
US 7999877 B2
patent document
Displaying data on lower resolution displays
Data intended to be displayed on a higher resolution display such as a non-interlaced display used as a computer monitor may be converted for display on a lower resolution display such as an interlaced display....
16-Aug-2011
620
US 8001348 B2
patent document
Method to qualify access to a block storage device via augmentation of the device's controller and firmware flow
A method to qualify access to a block storage device via augmentation of the device's controller and firmware flow. The method employs one or more block exclusion vectors (BEVs) that include attributes...
16-Aug-2011
621
US 8001584 B2
patent document
Method for secure device discovery and introduction
A first message is transmitted over a communication channel to initiate a transaction. The first message contains a random number and a public key of a device. Continuing the transaction, a second message is...
16-Aug-2011
622
US 7999824 B2
patent document
Analyzing alpha values for flicker filtering
A flicker filter is adjusted according to degree of alpha blending performed on a display signal. For some weakly showing graphics images, a lower flicker filter level may be implemented or the flicker filter...
16-Aug-2011
623
US 7998857 B2
patent document
Integrated circuit and process for fabricating thereof
A process for fabricating an Integrated Circuit (IC) and the IC formed thereby is disclosed. The process comprises providing a substrate. The process further comprises forming a plurality of longitudinal...
16-Aug-2011
624
US 8001446 B2
patent document
Pipelined cyclic redundancy check (CRC)
Methods and apparatus to provide a pipelined cyclic redundancy check (CRC) are described. In one embodiment, a plurality of stages determines a plurality of CRC values corresponding to portions of a data...
16-Aug-2011
625
US 8000565 B2
patent document
Buried dual taper waveguide for passive alignment and photonic integration
A buried dual taper waveguide has a flat surface after taper processing thus facilitating further processing with more complex photonic integrated circuits. This allows for light coupling between a large core...
16-Aug-2011
626
US 8001278 B2
patent document
Network packet payload compression
Methods and apparatus relating to network packet payload compression/decompression are described. In an embodiment, an uncompressed packet payload may be compressed before being transferred between various...
16-Aug-2011
627
US 7993525 B2
patent document
Device and method for particle complex handling
An embodiment of the invention relates to a device for detecting an analyte in a sample. The device comprises a fluidic network and an integrated circuitry component. The fluidic network comprises a sample...
09-Aug-2011
628
US 7995068 B2
patent document
Display refresh
A method, apparatus, and signal-bearing medium for sending to a display device only those regions of the display screen that change. A frame buffer is divided into tiles, which may be composed of one or more...
09-Aug-2011
629
US 7995662 B2
patent document
CQI reporting techniques for OFDMA wireless networks
Various embodiments of the invention may use bitmaps to communicate channel quality index (CQI) information for multiple sub-channels in an orthogonal frequency division multiple access (OFDMA) wireless...
09-Aug-2011
630
US 7996548 B2
patent document
Message communication techniques
A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit...
09-Aug-2011
631
US 7996663 B2
patent document
Saving and restoring architectural state for processor cores
A method and apparatus for saving and restoring architectural states utilizing hardware is described. A first portion of an architectural state of a processing element, such as a core, is concurrently saved...
09-Aug-2011
632
US 7996656 B2
patent document
Attaching and virtualizing reconfigurable logic units to a processor
In one embodiment, the present invention includes a pipeline to execute instructions out-of-order, where the pipeline has front-end stages, execution units, and back-end stages, and the execution units are...
09-Aug-2011
633
US 7996791 B2
patent document
Streaming video programming guide system selecting video files from multiple websites and automatically generating selectable thumbnails
A programming guide for streaming video files may be automatically compiled in response to a user request. The user may provide keywords for categories of streaming video files that are of interest. A graphical...
09-Aug-2011
634
US 7996619 B2
patent document
K-way direct mapped cache
A method and apparatus for a k-way direct mapped cache organization is herein described. Control logic coupled to a cache may associate an address to a way within a plurality based on a first portion of the...
09-Aug-2011
635
US 7996644 B2
patent document
Fair sharing of a cache in a multi-core/multi-threaded processor by dynamically partitioning of the cache
An apparatus and method for fairly accessing a shared cache with multiple resources, such as multiple cores, multiple threads, or both are herein described. A resource within a microprocessor sharing access to...
09-Aug-2011
636
US 7996721 B2
patent document
Method and system for a process monitor using a hardware communication format
A method and system for a process monitor using a hardware communication format is described. The system includes a process monitor and a hardware device to send and/or receive messages in a hardware...
09-Aug-2011
637
US 7995471 B2
patent document
High-performance WiMAX QoS condition scheduling mechanism
Embodiments of a method and apparatus for a high performance worldwide interoperability for microwave access quality of service condition scheduling mechanism are generally described herein. Other embodiments...
09-Aug-2011
638
US 7996049 B2
patent document
Remote unit for providing spatial processing
Methods and apparatus implementing spatial processing in a remote unit. In general, in one aspect, a remote unit in accordance with the invention includes a spatial processing unit to process signals received...
09-Aug-2011
639
US 7996510 B2
patent document
Virtual clustering for scalable network control and management
In some embodiments, the invention involves a system and method relating to a framework to build a new class of network control (policy) and (state) management services. The framework may be used to build a...
09-Aug-2011
640
US 7996572 B2
patent document
Multi-node chipset lock flow with peer-to-peer non-posted I/O requests
Systems and methods of managing transactions provide for receiving a first flush command at a first I/O hub, wherein the first flush command is dedicated to non-posted transactions. One embodiment further...
09-Aug-2011
641
US 7996617 B2
patent document
Multithreaded clustered microarchitecture with dynamic back-end assignment
A multithreaded clustered microarchitecture with dynamic back-end assignment is presented. A processing system may include a plurality of instruction caches and front-end units each to process an individual...
09-Aug-2011
642
US 7995546 B2
patent document
Method and system of secured direct link set-up (DLS) for wireless networks
Method and system of secured direct link set-up (DLS) for wireless networks. In accordance with aspects of the method, techniques are disclosed for setting up computationally secure direct links between...
09-Aug-2011
643
US 7996872 B2
patent document
Method and apparatus for switching program streams using a variable speed program stream buffer coupled to a variable speed decoder
Various embodiments for switching programs streams using a variable speed program stream buffer coupled to a variable speed decoder are described. In one or more embodiments, the variable speed program stream...
09-Aug-2011
644
US 7996625 B2
patent document
Method and apparatus for reducing memory latency in a cache coherent multi-node architecture
A method for reducing memory latency in a multi-node architecture. In one embodiment, a speculative read request is issued to a home node before results of a cache coherence protocol are determined. The home...
09-Aug-2011
645
US 2011/0188592 A1
patent application
Base station and method for transmitting downlink reference signals for mimo channel estimation
In a wireless network, a base station is configured to transmit downlink reference signals to allow a mobile device to derive a MIMO channel estimate.
04-Aug-2011
646
US 2011/0191596 A1
patent application
Security Protocols for Processor-Based Systems
A processor-based system such as a wireless communication module may implement security functions in a cost effective fashion by providing a virtual memory space whose addresses may be recognized. The memory is...
04-Aug-2011
647
US 7990983 B2
patent document
Modular interconnect structure
Some embodiments of the invention include an interconnect structure to transfer data among a plurality of devices. The interconnect structure includes a crossbar and a number of interconnect branches coupled to...
02-Aug-2011
648
US 7991302 B2
patent document
Method and apparatus for optical signaling
A method and apparatus for optical signaling. In one embodiment, a laser driver converts a digital voltage sequence to a current signal having a bias mode adjustable by a bias control and a modulation mode...
02-Aug-2011
649
US 7991409 B2
patent document
Wake-on-WLAN for stationary wireless stations
Stationary wireless network stations are woken up using Wake-on-WLAN functionality. Wake-on-WLAN is provided by paging stations in a wireless network. Paging may support mobile stations across multiple access...
02-Aug-2011
650
US 7992017 B2
patent document
Methods and apparatuses for reducing step loads of processors
Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions...
02-Aug-2011
651
US 7992039 B2
patent document
Failover and load balancing
Provided are techniques for static load balancing implemented in a filter driver. The filter driver determines a data quota for each of multiple data paths. The filter driver identifies a maximum number of...
02-Aug-2011
652
US 7992075 B2
patent document
Arrangements for encoding and decoding digital data
A method for encoding data is disclosed. The method can include receiving a first bit segment (K−1 bits) from a bit stream, storing the first bit segment, initializing an encoder with the first bit segment,...
02-Aug-2011
653
US 7989916 B2
patent document
Integrated capacitors in package-level structures, processes of making same, and systems containing same
An article includes a top electrode that is embedded in a solder mask. An article includes a top electrode that is on a core structure. A process of forming the top electrode includes reducing the solder mask...
02-Aug-2011
654
US 7990737 B2
patent document
Memory systems with memory chips down and up
In some embodiments, a system includes a memory controller chip, memory chips on a first substrate, and a module connector. A first group of conductors is included to provide read data signals from at least...
02-Aug-2011
655
US 7991020 B2
patent document
Quad rate transmitter equalization
An integrated circuit includes current mode drivers that provide equalized outputs. A parallel-to-serial converter circuit receives data at less than one fourth the output data rate, and provides main data and...
02-Aug-2011
656
US 7991950 B2
patent document
Apparatus and method for incremental package deployment
A method and apparatus for incremental package deployment are described. In one embodiment, the method includes the redirection of disk input/output (I/O) requests to preserve contents of disk memory. Following...
02-Aug-2011
657
US 7991963 B2
patent document
In-memory, in-page directory cache coherency scheme
In an embodiment, the method provides receiving a memory access request for a demanded cache line from a processor of a plurality of processors; accessing coherency information associated with the demanded...
02-Aug-2011
658
US 7991983 B2
patent document
Register set used in multithreaded parallel processor architecture
A parallel hardware-based multithreaded processor. The processor includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple hardware threads or...
02-Aug-2011
659
US 7992147 B2
patent document
Processor control register virtualization to minimize virtual machine exits
A processor includes a processor control register with a control flag that determines an operating mode of the processor. A pointer to a guest virtual machine context in a portion of a random access memory...
02-Aug-2011
660
US 7990469 B2
patent document
Cleaning friendly camera privacy feature
Briefly, in accordance with one or more embodiments, an appliance having a camera and camera window may include a shutter puck slidably disposed in a slot in which the camera window may be disposed. The puck...
02-Aug-2011
661
US 7990999 B2
patent document
Starvation prevention scheme for a fixed priority PCE-express arbiter with grant counters using arbitration pools
Method and apparatus for arbitrating prioritized cycle streams in a manner that prevents starvation. High priority and low priority arbitration pools are employed for arbitrating multiple input cycle streams....
02-Aug-2011
662
US 7991956 B2
patent document
Providing application-level information for use in cache management
In one embodiment, the present invention includes a method for associating a first identifier with data stored by a first agent in a cache line of a cache to indicate the identity of the first agent, and...
02-Aug-2011
663
US 7991987 B2
patent document
Comparing text strings
A shorter and a longer text string may be compared. Instead of simply comparing the characters only one character at a time, more than one character can be compared at a time. In addition, a null terminated...
02-Aug-2011
664
US 7989946 B2
patent document
Multimode signaling on decoupled input/output and power channels
A multimode system with at least two end points may include a multimode signaling path that, in some embodiments, is a multimode cable or a multimode board and is pluggably connectable to packages at each end...
02-Aug-2011
665
US 7989280 B2
patent document
Dielectric interface for group III-V semiconductor device
A Group III-V Semiconductor device and method of fabrication is described. A high-k dielectric is interfaced to a confinement region by a chalcogenide region.
02-Aug-2011
666
US 7991966 B2
patent document
Efficient usage of last level caches in a MCMP system using application level configuration
This disclosure presents an architectural mechanism which allows a caching bridge to efficiently store data either inclusively or exclusively based upon information configured by an application. An INC bit is...
02-Aug-2011
667
US 7992024 B2
patent document
Firewall/isolation cells for ultra low power products
In an integrated circuit (IC) may have several functional blocks adapted to be inactivated independently from each other. At least one firewall cell may be embedded independently of other firewall cells in the...
02-Aug-2011
668
US 7989967 B2
patent document
High-contrast laser mark on substrate surfaces
As part of a first configured laser operation, a smooth, more reflective marking area is formed at a surface of a substrate (e.g., integral heat spreader, or IHS). In a second configured laser operation, a mark...
02-Aug-2011
669
US 7988459 B2
patent document
Unified retention mechanism for CPU/socket loading and thermal solution attach
An apparatus for removably retaining an IC package in engagement with a socket such that the contacts of both the IC package and the socket are properly engaged is disclosed. Specifically, a universal retention...
02-Aug-2011
670
US 7989289 B2
patent document
Floating gate structures
Floating gate structures are generally described. In one example, an electronic device includes a semiconductor substrate, a tunnel dielectric coupled with the semiconductor substrate, and a floating gate...
02-Aug-2011
671
US 7991965 B2
patent document
Technique for using memory attributes
A technique for using memory attributes to relay information to a program or other agent. More particularly, embodiments of the invention relate to using memory attribute bits to check various memory properties...
02-Aug-2011
672
US 7991992 B2
patent document
Power reduction for system on chip
Disclosed herein are SOC devices with peripheral units having power management logic.
02-Aug-2011
673
US 7990435 B2
patent document
Audio-based attention grabber for imaging devices
A digital imaging device such as a digital camera or a video camera may include the capability to store audio files. These audio files may be generated under user control when the user wishes to take a picture...
02-Aug-2011
674
US 7991252 B2
patent document
Blind-mate optical connector for server remote memory application
Blind-made optical connectors may not be robust and tend to be very sensitive to dust. Accordingly, a floating barrel blind mate optical connector is described which floats with many degrees of freedom for easy...
02-Aug-2011
675
US 7991964 B2
patent document
Pre-coherence channel
A cache architecture to increase communication throughput and reduce stalls due to coherence protocol dependencies. More particularly, embodiments of the invention include multiple cache agents that each...
02-Aug-2011
676
US 7990380 B2
patent document
Diffuse photon map decomposition for parallelization of global illumination algorithm
A given computer graphics scene may be rendered as a set of triangles. A set of photons may be distributed over the scene, and a number of steps may be performed for each triangle. For each triangle, a list of...
02-Aug-2011
677
US 7991103 B2
patent document
Systems and methods for data recovery in an input circuit receiving digital data at a high rate
Embodiments include systems and methods for recovery of data from an incoming digital data stream. Embodiments comprise a fine tracking loop to track the data when the phase between the incoming data and the...
02-Aug-2011
678
US 7991152 B2
patent document
Speeding up Galois Counter Mode (GCM) computations
Methods and apparatus to speed up Galois Counter Mode (GCM) computations are described. In one embodiment, a carry-less multiplication instruction may be used to perform operations corresponding to verification...
02-Aug-2011
679
US 7991293 B2
patent document
Unified optical connector architecture
A system, device, and method are disclosed. In one embodiment the system includes an optical link and a peripheral device optically coupled to the optical link. The system also includes a host controller, such...
02-Aug-2011
680
US 7991875 B2
patent document
Link level retry scheme
A link layer system is provided. The link layer system a first link layer control module and a retry queue for storing a transmitted data packet. The retry control module is coupled to the first link layer...
02-Aug-2011
681
US 7992151 B2
patent document
Methods and apparatuses for core allocations
Apparatuses, systems, and methods to monitor core performance and integrated circuit chip temperatures in order to alternatively partition cores and core resources are disclosed. Embodiments generally comprise...
02-Aug-2011
682
US 2011/0183696 A1
patent application
Electronic System Location Determination
A lost or stolen computing device is recovered. A trusted server is requested to locate the computing device. The trusted server requests coarse location information from the computing device, and the computing...
28-Jul-2011
683
US 7986209 B2
patent document
Inductor using bulk metallic glass material
Inductors using bulk metallic glass (BMG) material and associated methods are generally described. In one example, an apparatus includes an electrically conductive core material, an electrically insulative...
26-Jul-2011
684
US 7985328 B2
patent document
Using cell voltage as a monitor for deposition coverage
A method and apparatus are described that use cell voltage and/or current as monitor to prevent electrochemical deposition (e.g., electroplating) tools from deplating wafers with no or poor metal (e.g., Cu)...
26-Jul-2011
685
US 7985957 B2
patent document
Methods for concealing surface defects
Methods for removing random or uncontrolled surface defects from a work piece surface are provided, by applying a plurality of induced controlled defects over the random defects to alter the surface texture.
26-Jul-2011
686
US 7987346 B2
patent document
Method and apparatus for assigning thread priority in a processor or the like
In a multi-threaded processor, thread priority variables are set up in memory. The actual assignment of thread priority is based on the expiration of a thread precedence counter. To further augment, the...
26-Jul-2011
687
US 7986676 B2
patent document
Techniques to manage communication rates in a wireless network
System, apparatus, and method to manage data communication rates in a wireless network are described. In an embodiment, a system may include multiple antennas, multiple transceivers to connect to the multiple...
26-Jul-2011
688
US 7986779 B2
patent document
Efficient elliptic-curve cryptography based on primality of the order of the ECC-group
Time to perform scalar point multiplication used for ECC is reduced by minimizing the number of shifting operations. These operations are minimized by applying modulus scaling by performing selective...
26-Jul-2011
689
US 7987291 B2
patent document
Data distribution using DNS
A method for distributing data includes selecting for transmission to a client a plurality of data items from a data set. The selected data items are encapsulated in multiple CNAME-type resource records, each...
26-Jul-2011
690
US 7987307 B2
patent document
Interrupt coalescing control scheme
In an embodiment, a method is provided. The method of this embodiment provides determining a flow context associated with a receive packet; and if the flow context complies with a dynamic interrupt moderation...
26-Jul-2011
691
US 7985959 B2
patent document
Self-aligned vertical bipolar junction transistor for phase change memories
A phase change memory may include self-aligned polysilicon vertical bipolar junction transistors used as select devices. The bipolar junction transistors may be formed with double shallow trench isolation. For...
26-Jul-2011
692
US 7986217 B2
patent document
Mitigating processing latency in RFID exchanges
In a radio frequency identification (RFID) system that requires an RFID reader to receive a response from an RFID tag and then transmit a command to the RFID tag within a certain time period, the RFID reader...
26-Jul-2011
693
US 7986613 B2
patent document
Downlink subchannelization scheme for 802.16M
Two novel subchannelization methods are disclosed, for use in a 802.16m system. A downlink subchannelization method supports both localized and distributed sub-carriers, different modulation modes, and supports...
26-Jul-2011
694
US 7986844 B2
patent document
Optimized video compression using hashing function
A video redirection system redirects an incoming video stream to a remote console. The video redirection system samples the video stream to generate a currently sampled frame comprising a plurality of tiles,...
26-Jul-2011
695
US 7987249 B2
patent document
Soft system failure recovery for management consoles supporting ASF RMCP
A management console in support of RMCP with RSP is provided with an enhanced management session create function that determines whether the creation of a management session with a managed remote client is...
26-Jul-2011
696
US 7986744 B2
patent document
Prescribed response precoding for channels with intersymbol interference
Methods and apparatus are provided for prescribed response precoding schemes for signal transmission in channels with intersymbol interference. An embodiment includes generating a prescribed feedback filter...
26-Jul-2011
697
US 7987349 B2
patent document
Encryption acceleration
The subject mater herein relates to data processing and, more particularly, to encryption acceleration. Various embodiments herein provide devices and systems including a standardized encryption application...
26-Jul-2011
698
US 7987352 B2
patent document
Booting with sub socket partitioning
A method of booting up a computer system comprising a first multi-cored processor comprising a first plurality of cores and a second multi-cored processor comprising a second plurality of cores is disclosed....
26-Jul-2011
699
US 7985622 B2
patent document
Method of forming collapse chip connection bumps on a semiconductor substrate
A method of forming collapse chip connection bumps on a semiconductor substrate is provided. The method includes providing a semiconductor substrate having a plurality of bump vias on a top surface of the...
26-Jul-2011
700
US 7987469 B2
patent document
RDMA (remote direct memory access) data transfer in a virtual environment
In an embodiment, a method is provided. In an embodiment, the method provides determining that a message has been placed in a send buffer; and transferring the message to an application on a second virtual...
26-Jul-2011
Showing 601-700 of 24186 results
<< < Page: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 > >>